There are a couple of openings available in our department.
- Exposure to P&R / Flow Automation / Methodology.
- Extensive experience in TCL/PERL/C++ program/script automation developments.
- Exposure to EDA tools. Including ICC, PT, DC/DCG, EDI, Tempus, ETS.
Job Title: | Engineer, Physical Design |
Qualifications: | ○ BS/MS in EE/CS with 3+ years of hands-on experience in frontend design integration (synthesis/timing), backend place and route or layout integration. Familiar with physical design methodologies and deep sub-micron technology issues. Familiar with ASIC design flow, Verilog HDL, chip synthesis and timing closure. |
Description: | As member of central physical design team, you will provide backend design service for multiple Marvell SOC design groups, from floor planning, power grid design, place and route, clock tree synthesis, timing closure, power/signal integrity analysis, to physical verification (DRC/LVS/Antenna). You will have the opportunity to work on many varieties of challenging designs, i.e. low power and high speed SOCs. You will work closely with frontend and integration team to ensure successful tapeouts. |
__._,_.___
No comments:
Post a Comment